HIGHLY RECONFIGURABLE SOFT-CPU BASED PERIPHERAL MODULES DESIGN
نویسندگان
چکیده
Research motivation. When developing microcontrollers, manufacturers try to include as many different types of peripherals possible in order increase the marketing attractiveness their products. On one hand, with a large assortment various peripheral modules, it is very difficult implement several devices same type microcontroller: are mainly limited 1-2 instances, rare cases 4 modules included. other most software projects do not use all modern microcontrollers and left unused, while there may be shortage modules. Another problem that has become especially noticeable for used field IoT cryptographic protection data transmitted through built-in information exchange interfaces. The main efforts researchers developers methods were aimed at reducing energy-intensive operations, memory access iterations speeding up encryption processes maintaining high level enabling efficient distribution within networks. results. This paper presents an alternative approach manufacture part microcontrollers. authors propose configurable processor module based on MIPS architecture reduced instruction set capabilities. Conclusions. would make dynamically change functionality accordance requirements developed solution, which turn will efficiency microcontroller chips capabilities utilization. In addition, transfer stream functions reconfigurable core provide fast transparent protection, well allow offloading increasing energy production cost.
منابع مشابه
FPGA Based Soft IP Design for Reconfigurable High Resolution DAC
DAC (Digital to Analog Converter) is the enabling inverse technology of ADC that generates analog output proportionate to given digital input. In most of the control and digital processing system requires the DAC for meddlesome with real world. But most of the digital controlling microprocessor and microcontroller don’t have an on chip DAC integrated peripheral architecture. For such implementi...
متن کاملFast KNN Classification Based On Softcore Cpu And Reconfigurable Hardware
This paper presents a novel architecture for k-nearest neighbor (kNN) classification using field programmable gate array (FPGA). In the architecture, the first k closest vectors in the design set of a kNN classifier for each input vector are first identified by performing the partial distance search (PDS) in the wavelet domain. To implement the PDS in hardware, subspace search, bitplane reducti...
متن کاملInterfacing Reconfigurable Logic with a CPU
Reconfigurable computing devices have achieved substantial performance improvements over conventional processors on some computational kernels. These benefits derive from hardware customization which avoids the mismatch between the basic requirements of the algorithms and the architectures of the processors. A reconfigurable fabric alone is not sufficient for general-purpose computing since it ...
متن کاملHarnessing instabilities for design of soft reconfigurable auxetic/chiral materials†
School of Engineering and Applied Sci Massachusetts 02138, USA. E-mail: bertol 9837; Tel: +1 617 496 3084 Department of Civil, Structural and Environ Buffalo, NY 14260, USA Department of Physics, Harvard University, Wyss Institute for Biologically Inspired Eng Massachusetts 02138, USA Kavli Institute, Harvard University, Cambri † Electronic supplementary informa 10.1039/c3sm51148k ‡ These autho...
متن کاملDesign of a highly reconfigurable interconnect for array processors
Diierent interconnection topologies have diierent desirable properties and diierent algorithms run best on diier-ent networks. If the network topology is reconngurable, it can be tailored to suit the particular algorithm being executed. Reconngurability of processor arrays is also important from fault-tolerance point of view. An array processor that is programmable by the user any number of tim...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Su?asnì ìnformacìjnì sistemi
سال: 2023
ISSN: ['2522-9052']
DOI: https://doi.org/10.20998/2522-9052.2023.2.13